Abstract: Based on the self-biased current-reuse complementary structure and interposed network, a low power LC voltage controlled oscillator (VCO) is presented, which can simultaneously achieve ultra-low power consumption and low phase noise. Firstly, thanks to the self-biased voltage-diving technique, the LC-VCO consumes ultra-low power consumption. Secondly, the novel interposed network can greatly improve the VCO's phase noise performance. The proposed VCO is implemented in SMIC 180 nm CMOS process with a small area of 0.15 mm 2 , which exhibits phase noise of −118.3 dBc/Hz at 1 MHz offset from the 2.5 GHz carrier at 0.8 V supply voltage while the power dissipation is only 0.23 mW.
Introduction
For the wireless communications of implantable and wearable medical devices, the transceivers often should have small area, low voltage and low power-consumption. As one of the most power-consuming components in Bluetooth, ZigBee or WiFi transceivers, VCO (Voltage Controlled Oscillator) with tiny silicon area, low supply voltage and power-consumption, also with acceptable phase noise (about −102 dBc/Hz@3.5 MHz at 10 mW transmit power) [1] has attracted great attention in 2.4 GHz band IEEE 802.15.4 standard fully integrated transceivers [1, 2] . A lot of research [3, 4, 5, 6] has been carried out to design 2.4 GHz VCOs with power saving structure but maintain the phase noise performance. Zhenbiao et al. [3] proposed a multiband all-pMOS transistors VCO. The phase noise performance is excellent (−134 dBc/Hz@1 MHz), but the power consumption is very large, about 10 mW. In order to reduce the power dissipation, Pietro et al. [4] proposed a double-switch structure. The power consumption has been reduced to 4.6 mW and the phase noise maintains −135 dBc/Hz@1 MHz. However, the 2.5 V supply voltage is not acceptable for wearable devices. Seok-Ju et al. [5] firstly introduced the current-reuse complementary structure, replacing one of the NMOSFETs of a conventional differential LC-VCO with a PMOSFET. The series stacking of the NMOS and PMOS drives the current in the half of period and let the LC tank discharge in another half period to create the oscillation and save half of the power. It achieves 1 mW with 1.25 V supply voltage and acceptable phase noise −120 dBc/Hz @1 MHz. However, current-reuse CMOS topology suffers from amplitude mismatch in voltage-limited regime [6] , so at the source of NMOS it inserts one resistor Rs with hundreds ohms or so, which generates negative feedback, creating more thermal noise and needing more current. [7] proposes a current-reuse class-B/C hybrid structure to solve the asymmetrical problem. This paper offers self-biased technique to enable CMOS current-reuse VCO to operate at very low supply voltage by adding novel interposed network to achieve good phase noise while maintaining low power consumption. Thanks to the boosted negative-conductance and self-biased technique, the novel VCO can work at 0.8 V and the power dissipation is only 0.23 mW. As a result of the novel interposed network, the phase noise has been improved to −118.3 dBc/Hz at 1 MHz offset from the 2.5 GHz carrier. This paper is organized as follows. Section 2 describes the self-biased currentreuse CMOS LC-VCO reported in this work. The experimental results are presented in Section 3. The paper is summarized in Section 4.
The proposed LC-VCO

Current-reuse LC-VCO
The circuit topology of a regular differential negative-conductance VCO is shown in Fig. 1(a) , using an NMOS-only (NM1 and NM2) cross-coupled pair, sometimes PMOS-only pair or a current source tail would be applied. Compared with the [7] conventional differential LC-VCO, the CMOS current-reuse LC-VCO, shown in Fig. 1(b) can halve the bias current while offering the same negative trans-conductance, being an attractive approach to save the power. However, the topology of Fig. 1 (b) suffers seriously from amplitude mismatch since the DC bias and the small signal share the same path from the gate of MOSFETs. Fig. 1(c) is one of the successful solutions, which indeed is a combination of Fig. 1(a) and (b), utilizing a hybrid structure with extra biasing ports V g,p=n to prevent the transistors providing negative resistance from entering the deep triode region.
The structure of the proposed LC-VCO
The schematic of the proposed LC-VCO is shown in Fig. 2(a) , mainly consisting of 3 parts: the tuned active network, the self-biased circuit and the LC tank. The active section is composed of P-type MOSFET (PM1) and N-type MOSFET (NM1), providing the negative conductance to compensate for the loss of the resonator. The self-biased R bias is applied to the gate of NM1 or PM1 to ensure them to operate in saturation to provide the needed start-up gain even at supply voltages as low as 0.8 V. At the same time, the voltages at nodes V P and V n are ac-coupled to gates (V P 0 and V n 0 ) through capacitor C C . Inductance 2L min and capacitance βC are the inherent parts for LC tank. Different from traditional capacitance structure, a novel interposed network of 0.5k 1 C and k 2 C is added to the capacitive network, which can greatly improve the VCO's phase noise performance and the detailed description will be given later.
Considering the supply voltage is lower than the sum of the two transistors' threshold (jV th j % 0:4 V), both PM1 and NM1 have inefficiency trans-conductance to satisfy the start-up condition, a boosted back-gate circuit (V bg p /V bg n and R b ) is added to the bulk. Moreover, the boosted resistor (R b ) guarantees low bulk current.
Self-biased voltage-diving technique
In order to operate the VCO in the current-limited region, as the voltage-limited region will directly result in asymmetrical differential outputs, a self-biased circuit consisting of an ac coupling capacitor (C C ) and a bias resistor (R bias ) is introduced to control the VCO's peak dynamic current. As shown in Fig. 2(a) , the self-biased circuit is connected to nodes V p and V p 0 , V n and V n 0 , biasing NM1 and PM1 at proper dc level. For small signal analysis, the ac voltage of V p 0 is given in Eq. (1). The same analysis can also be applicable to V n 0 .
in which α is defined as the ratio of voltage diving factor. Once α is decreased with the reduction of the ac couple capacitance C c , the drain current of the M2 will also be declined, resulting in lower power consumption. However, it suffers from phase noise degradation because the ac couple capacitor shrinks the output voltage swing. Obviously, there is a tradeoff between low phase noise and low power dissipation, which is shown in Fig. 3 .
Interposed network based on IEF
To improve the phase noise performance when smaller α is chosen for lower power consumption, a novel interposed network is employed, shown in Fig. 2(b) . The interposed network is composed of two capacitors which are scaled by k 1 and k 2 , of which the total capacitance is equivalent to C. In addition, G p and R s are the equivalent parasitic admittance and series resistance. β is the scaled factor of the varactors in the resonant network, calculated in Eq. (2).
By modifying the structure of the resonant in LC-VCO, the energy conversion efficiency of the inductance and capacitance is increased, and the phase noise performance of the oscillator is hence improved. The phase noise of any type of LC oscillators can be re-written in Eq. (3) (directly quoted from Eq. 20 in [12]).
in which eff is a constant coefficient which depends on the structure of active network, L min is the minimum inductance of the resonator, Q T is the total quality factor of LC resonance tank. The equivalent capacitor C and inductor L min define the oscillation frequency
. IEF is defined by the voltage transfer function of the resonance and the inductance scaling factor k Li ¼ L i =L min . Intui- Fig. 3 . Phase noise and power consumption as a function of α tively, the oscillator's phase noise is inversely proportional to IEF, which means that we can modify the resonance tank to enhance the oscillator performance. Similarly, the Energy Factor of the interposed network in Fig. 2(b) can be deduced by the voltage transfer function of the interposed network, which is given in Eq. (4) .
Fig . 4 shows the magnitude of jH LZ j 2 as a function of k 1 and k 2 . Obviously, 0 < < þ1, the left region of the red line and the right region of the green line should be avoided. Using Eq. (3) and Eq. (4), the phase noise of the proposed oscillator can be deduced in Eq. (5).
According to Eq. (5), the phase noise performance of VCO is inverse to jH LZ j 2 , so the proposed oscillator's phase noise achieves its lowest value when k 1 þ k 2 is roughly equal to 1 and k 1 ¼ 0. However, if k 1 ¼ 0 was chosen, the interposed network no longer has any effect. Even worse, the equivalent impedance of the capacitive network will turn out to be inductive [12] , which is a fatal damage to LC tanks. In this design, we choose k 1 ¼ 0:1 and k 2 ¼ 0:9. When the supply voltage is 0.8 V and the oscillation frequency is 2.5 GHz, the comparison between LC-VCOs with and without the interposed network operating under the same ac voltage diving circuit is shown in Fig. 5 . Obviously, the interposed network can effectively improve the phase noise performance because it guarantees the full swing output amplitude when small α is chosen to achieve low power consumption. The comparison between the simulated phase noise and the calculated result of Eq. (5) is also shown in Fig. 5 . We can see that the calculated results are about 8 dBc/Hz lower than the simulated ones, which is due to the ignored flicker and device noise in the theoretical calculation.
When the oscillation frequency is 2.5 GHz with k 1 ¼ 0:1, k 2 ¼ 0:9 and ¼ 0:65, the simulated voltage and current waveforms are shown in Fig. 6 . As we can see, the oscillation swing is almost rail-to-rail, about 0.65 V at 0.8 V supply voltage. The current waveform tells that the drain current of PM1 is almost 0 during the first half period since PM1 and NM1 are both turned off. The peak current 0.7 mA only occurs when PM1 and NM1 are driven by the largest overdrive voltage (V GS -V th ), proving that the oscillator works at current-limited region.
Unfortunately, the interposed network affects the VCO's tuning range due to the separation of variable capacitance's proper DC biasing by K 2 C, resulting in narrow tuning range 11.3%, which is much smaller than that (25%) without the interposed network.
Experimental results
The proposed LC-VCO is implemented using SMIC 180 nm CMOS process with k 1 ¼ 0:1, k 2 ¼ 0:9 and ¼ 0:65. Fig. 7 shows the microphotograph and the bonding photo of the proposed LC-VCO, with an area of 0.15 mm 2 . The bonding test board was performed using Agilent E5071C when V tune ¼ 0:5 V and the To evaluate the performance of the proposed LC-VCO, comparison had been performed with other high-performance designs, including Seok-Ju's first complementary current-reuse CMOS LC-VCO [5] , Md. Tawfiq Amin's CMOS currentreuse class-B/C hybrid VCO [7] , To-Po's boosted differential cross-coupled LC-VCO [10] and Zong-yi's dual-band LC-VCO [11] with conventional differential structure. Almost all the designs were implemented using 180 nm CMOS process. Table I shows the comparison results. It can be observed that the performance of the proposed LC-VCO with novel interposed network is better than other four VCOs, especially the 0.23 mW power consumption is competitive. 
Conclusion
A novel low power and low phase noise CMOS current-reuse LC-VCO is fabricated with SMIC 180 nm CMOS process. The experimental result shows that, compared with several high-performance VCOs, the symmetrical self-biased negative-conductance complementary LC-VCO with a novel resonant network not only significantly reduces the power consumption, but also has advantages in the phase noise, supply voltage and the silicon area. FoM ¼ LðÁfÞ À 20 logðf osc =ÁfÞ þ 10 logðP dc =1 mWÞ FOM T ¼ LðÁfÞ À 20 logðf osc =ÁfÞ À 20 logðTuring Range=10Þ þ 10 logðP dc =1 mWÞ
